## Search Program

		Search Program
Case under review	Patent found	Noteable comment:
8,798,227	2,945,213	Delay means.
Class:	711 / 100	
8,798,227	2,993,195	Clock generator and delay.
Class:	711 / 100	
8,798,227	2,994,065	Synchronized storage.
Class:	711 / 100	
8,798,227	4,011,556	Command timing signals, pattern generation.
Class:	711 / 100	
8,798,227	4,376,974	Offset comparator.
Class:	711 / 100	
8,798,227	4,639,890	Phase matching to multiple sources.
Class:	711 / 100	
8,798,227	4,924,426	Create timing from sync signal.
Class:	711 / 100	
8,798,227	5,784,704	Memory timer.
Class:	711 / 100	
8,798,227	4,167,782	Delay line.
Class:	711 / 141	
8,798,227	5,398,325	Snooping request; request; reply.
	711 / 141	
8,798,227	5,466,504	Time differencess in clocking frequencies.
Class:	711 / 141	
8,798,227	5,481,731	Phase generators from delay phase locked loops.
Class:	711 / 141	
8,798,227	5,530,932	Phased locked loop; internal clock; snoop.
Class:	711 / 141	
8,798,227	5,608,878	Multiple IO bus.
Class:	711 / 141	
8,798,227	5,651,137	MESI Protocol.
Class:	711 / 141	
8,798,227	5,666,513	Multi-set tag RAM.
Class:	711 / 141	
8,798,227	5,673,413	Multi-nodal requestor; respondandt coherency.
Class:	711 / 141	
8,798,227	5,740,448	Clock synthysis circuit.
Class:	711 / 141	
8,798,227	5,781,7 <b>57</b>	Snoop in; snoop out.
Class:	711 / 141	
8,798,227	5,699,548	Write through with synchronizer.
Class:	711 / 142	

8,798,227 5,732,748 Wait state. Class: 711 / 142

## Search Program

8,798,227 5,737,748 Suspended clock. Class: 711 / 142  8,798,227 5,768,558 Write back cycle. Class: 711 / 142  8,798,227 5,778,425 Timer counter; interrupt control; writeback. Class: 711 / 142  8,798,227 3,368,203 Checking system, delay line synchronization. Class: 711 / 167  8,798,227 3,377,621 Phase counters. Class: 711 / 167  8,798,227 3,417,378 Timing and control. Class: 711 / 167  8,798,227 3,493,936 Controller with memory and logic circuit, timing and delay. Class: 711 / 167  8,798,227 3,629,846 Time slot delay storage, multi-phase. Class: 711 / 167  8,798,227 4,270,185 Synchronizer for transmitter and receiver. Class: 711 / 167
Class: 711 / 142
Class: 711 / 142  8,798,227
8,798,227 5,778,425 Timer counter; interrupt control; writeback.  Class: 711 / 142  8,798,227 3,368,203 Checking system, delay line synchronization.  Class: 711 / 167  8,798,227 3,377,621 Phase counters.  Class: 711 / 167  8,798,227 3,417,378 Timing and control.  Class: 711 / 167  8,798,227 3,493,936 Controller with memory and logic circuit, timing and delay.  Class: 711 / 167  8,798,227 3,629,846 Time slot delay storage, multi-phase.  Class: 711 / 167  8,798,227 4,270,185 Synchronizer for transmitter and receiver.
Class: 711 / 142  8,798,227
8,798,227 3,368,203 Checking system, delay line synchronization.  Class: 711 / 167  8,798,227 3,377,621 Phase counters.  Class: 711 / 167  8,798,227 3,417,378 Timing and control.  Class: 711 / 167  8,798,227 3,493,936 Controller with memory and logic circuit, timing and delay.  Class: 711 / 167  8,798,227 3,629,846 Time slot delay storage, multi-phase.  Class: 711 / 167  8,798,227 4,270,185 Synchronizer for transmitter and receiver.
Class: 711 / 167  8,798,227 3,377,621 Phase counters.  Class: 711 / 167  8,798,227 3,417,378 Timing and control.  Class: 711 / 167  8,798,227 3,493,936 Controller with memory and logic circuit, timing and delay.  Class: 711 / 167  8,798,227 3,629,846 Time slot delay storage, multi-phase.  Class: 711 / 167  8,798,227 4,270,185 Synchronizer for transmitter and receiver.
8,798,227 3,377,621 Phase counters.  Class: 711 / 167  8,798,227 3,417,378 Timing and control.  Class: 711 / 167  8,798,227 3,493,936 Controller with memory and logic circuit, timing and delay.  Class: 711 / 167  8,798,227 3,629,846 Time slot delay storage, multi-phase.  Class: 711 / 167  8,798,227 4,270,185 Synchronizer for transmitter and receiver.
Class: 711 / 167  8,798,227
8,798,227 3,417,378 Timing and control.  Class: 711 / 167  8,798,227 3,493,936 Controller with memory and logic circuit, timing and delay.  Class: 711 / 167  8,798,227 3,629,846 Time slot delay storage, multi-phase.  Class: 711 / 167  8,798,227 4,270,185 Synchronizer for transmitter and receiver.
Class: 711 / 167  8,798,227
8,798,227 3,493,936 Controller with memory and logic circuit, timing and delay.  Class: 711 / 167  8,798,227 3,629,846 Time slot delay storage, multi-phase.  Class: 711 / 167  8,798,227 4,270,185 Synchronizer for transmitter and receiver.
Class: 711 / 167  8,798,227
8,798,227 3,629,846 Time slot delay storage, multi-phase.  Class: 711 / 167  8,798,227 4,270,185 Synchronizer for transmitter and receiver.
Class: 711 / 167 8,798,227 4,270,185 Synchronizer for transmitter and receiver.
The system of the transfer and receiver.
8,798,227 4,288,860 FIFO Buffer, assynchronous clock, speed change.
Class: 711 / 167
8,798,227 5,408,639 Multiple clocks system.
Class: 711 / 167
8,798,227 5,522,067 Phased locked loop.
Class: 711 / 167
8,798,227 5,652,733 Multiphase delayed clock.
· Class: 711 / 167
8,798,227 5,684,973 Multibank, delay line DRAM.
Class: 711 / 167
8,798,227 5,752,267 PA first set bits; second set of bits; timing.  Class: 711 / 167
177
8,798,227 5,778,445 Request and acknowledge.  Class: 711 / 167

## Patent Search II

	(FILE	'USPA'	r'	EN	rerei	A.	Г 14	:14	:30	ON 2	29 AI	IJĠ	1998	)				
			S	ET I	HIGHI	IG	TT O	FF										
			S	ET I	HIGHI	LIG	T O	FF										
L1		15229	s	(32	26 OF	R 7:	11)/	CLAS	3									
L2		1	S	L1	AND	PAI	HS?											
L3		5886	S	L1	AND	CL	OCK?											
L4		9264	S	L1	AND	MEI	MOR?											
L5		7	S	L1	AND	VE	RNIE	R										
L6		11257	s	L1	AND	(EI	RROR	? OI	R DI	FFEI	REN?	)						
L7		2971	s	L1	AND	PHA	AS?											
<b>L8</b>		12040	S	L1	AND	COI	VTRO	ն?										
L9		3425	S	L1	AND	SY	NCHR	?NC										
L10		6648	S	L1	AND	BUS	5?											
L11		2	S	L3	AND	L4	AND	L5	AND	L6	AND	L7	AND	L8	AND	L9	AND	L10

´#	Patent	Source	Fla	Issue Date	Page		rieval	Current C	
						Original	Classif	Refere	ence
	6.706.060	7.7	T	02/10/1000	20	Classif		065/1000	
1	5,726,950	U	T	03/10/1998	30	365/233		365/189.05	
2	5,706,485	U	T	01/06/1998	13	395/552		205/551	
3	5,706,474	U	T	01/06/1998	31	395/500		395/551	
4	5,692,165	U	T	11/25/1997	18	395/551		395/552	
5	5,687,134	U	T	11/11/1997	11	365/233		365/189.05	
6 7	5,666,322	U	T D	09/09/1997	19	365/233		327/147	•••
8	5,655,105 5,652,732	U U	D D	08/05/1997 07/29/1997	21	711/169		365/194	•••
9	5,646,564	U	T	07/29/1997	14 18	365/233		365/194	•••
10	5,640,362	U	D	06/17/1997	5	327/158 365/233	~	327/5	
11	5,627,968	U	D	05/06/1997		395/200.42		365/51	•••
12	5,617,367	U	D	04/01/1997	12	365/219		265/220	
13	5,577,236	U	T	11/19/1996	11	395/551		365/220	•••
14	5,566,325	U	D	10/15/1996	25	711/167		711/5	
15	5,550,783	U	T	08/27/1996	10	365/233		395/882	•••
16	5,535,171	U	D	07/09/1996	8	365/233		327/158	•••
17	5,524,098	Ü	D	06/04/1996	12	365/219		365/189.05	
18	5,504,752	U	T	04/02/1996	17	370/505		365/194	•••
19	5,479,647	U	S	12/26/1995	10	370/303		375/375	
20	5,479,646	U	D	12/26/1995	9	711/167		364/238.4	•••
21	5,471,607	U	D	11/28/1995	11	395/559		364/251.4	•••
22	5,442,658	U	D	08/15/1995	12	375/356		348/537	•••
23	5,424,996	U	D	06/13/1995	21	365/233		370/503 365/189.01	•••
24	5,418,924	U	D	05/23/1995	15	711/167		364/270.2	•••
25	5,416,746	U	D	05/16/1995		365/230.03		365/194	•••
26	5,402,389	U	D	03/16/1995	37	365/233		365/189.12	•••
27	5,383,188	U	D	01/17/1995	5	370/458		370/518	•••
28	5,287,327	Ü	D	02/15/1994		365/230.02		365/189.05	•••
<b>2</b> 9	5,276,858	Ŭ	D	01/04/1994	45	711/167		303/107.03	•••
30	5,274,678	U	D	12/28/1993	17	375/357		327/141	
31	5,271,015	U	D	12/14/1993	9	371/21.5		371/25.1	
32	5,260,909	Ü	S	11/09/1993	6	365/233		365/189.04	
33	5,255,383	Ü	Š	10/19/1993	15	711/112		364/DIG.1	
34	5,247,644	Ü	Ď	09/21/1993	12	711/157		365/230.03	•••
35	5,247,485	Ū	S	09/21/1993		365/230.01		365/189.04	
36	5,239,639	Ü	D	08/24/1993	15	711/167		364/238.3	
37	5,208,783	Ü	D	05/04/1993	12	365/233		365/211	
38	5,202,857	U	D	04/13/1993	7	365/233		365/52	
39	5,192,914	U	D	03/09/1993	10	327/34		327/23	
40	5,054,002	U	D	10/01/1991	10	365/233		365/194	•••
41	5,033,001	U	D	07/16/1991	13	395/555		364/238.6	
42	5,029,289	U	D	07/02/1991	14	345/25		345/28	
43	4,972,754	U .	D	11/27/1990	9	84/627		984/323	
44	4,959,814	U	Ď	09/25/1990	6	365/207		365/149	
45	4,858,009	U	D	08/15/1989	7	348/718		386/91	•
46	4,800,534	U	D	01/24/1989	5 3	365/189.08		365/73	
47	4,658,161	U	T	04/14/1987	11	327/161		327/130	•••
48	4,641,044	U	S	02/03/1987	8	327/142		327/155	

#	Patent	Source	Flag	ue Date	Pages	Current Original Classif	Ret al Classif	Current Cross Reference
49	4,636,656	U	S	01/13/1987	13	327/174		327/176
50	4,567,571	U	D	01/28/1986	15	365/222		364/927.92

.